Chip Logic

AND Gates — **HD74LS08P** These devices contain four independent 2-input AND Gates, they perform the Boolean functions in positive Logic; Y = AB.



OR Gates — **HD74LS32P** These devices contain four independent 2-input OR Gates, they perform the Boolean functions in positive Logic; Y = A + B.



NOT Gates — **HD74LS04P** These devices contain four independent 1-input NOT Gates, they perform the Boolean functions in positive Logic; $Y = \overline{A}$.



XOR Gates — **SN74LS86AN** These devices contain four independent 2-input Exclusive-OR Gates, they perform the Boolean functions in positive Logic, $Y = A \oplus B = \overline{A}B + A\overline{B}$



NAND Gates — **HD74LS00P** These devices contain four independent 2-input NAND Gates, they perform the Boolean functions in positive Logic, $Y = \overline{AB} = \overline{A} + \overline{B}$



3-Line to 8-Line Decoder / **Demultiplexer** — **SN74LS138N** The SN74S138N will decode one of eight lines dependent on the conditions at the three binary select inputs and the three enable inputs.

AC	F	016	JVCC
в	2	15	YO
CL	3	14]Y1
G2A	4	13	Y2
G2B	5	12]Y3
G1 C	6	11] Y4
Y7 [7	10]Y5
GND C	8	9	Y6

Function Table: H = High, L = Low, X = Irrelevant, $G2 = \overline{G2A} + \overline{G2B}$

Inputs				Outputs								
Ena	able	S	Selec	t								
G1	G2	А	В	С	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
Х	Η	Х	Х	Х	Η	Η	Η	Η	Η	Η	Η	Н
L	Х	Х	Х	Х	Н	Η	Η	Η	Η	Η	Η	Н
Η	L	L	L	L	L	Η	Η	Η	Η	Η	Η	Η
Η	L	Η	L	L	Η	L	Η	Η	Η	Η	Η	Н
Η	L	L	Η	L	Η	Η	L	Η	Η	Η	Η	Н
Н	L	Н	Η	L	Η	Η	Η	L	Η	Η	Η	Н
Η	L	L	L	Η	Η	Η	Η	Η	L	Η	Η	Н
Η	L	Η	L	Н	Η	Η	Η	Η	Η	L	Η	Н
Н	L	L	Η	Η	Н	Н	Η	Η	Η	Н	L	Н
Н	L	Η	Η	Η	Н	Η	Η	Н	Н	Н	Η	L

8-Line To 1-Line Data Selectors/Multiplexers — SN74LS151N The SN74LS151N will select one of eight lines dependent on the conditions at the three binary select inputs.

D3[1	0	16	Vcc
D2[2	1	IS	D4
D1[3	1	14	D5
DO[4	1	13	D6
Y [5	1	12	D7
W[6	1	11	A
G	7	1	10	B
GND [8		9	C

Function Table: H = High, L = Low, X = Irrelevant, $W = \overline{Y}$.

	Ι	Out	puts		
Select			Strobe		
А	В	С	\overline{G}	Υ	W
Х	Х	Х	Н	L	Н
L	L	L	L	D0	$\overline{D0}$
Н	L	L	L	D1	$\overline{D1}$
L	Η	L	L	D2	$\overline{D2}$
Н	Η	L	L	D3	$\overline{D3}$
L	L	Н	L	D4	$\overline{D4}$
Н	L	Н	L	D5	$\overline{D5}$
L	Η	Н	L	D6	$\overline{D6}$
Η	Η	Η	L	D7	$\overline{D7}$





Dual D-type Pos-Edge-Triggered Flip-Flops with Preset And Clear — SN74LS74AN

These devices contain two independent D-type positive-edge-triggered Flip-Flops A low level at the preset or clear inputs sets or resets the outputs regardless of the levels of the other inputs. When preset and clear are inactive (high), data at the D input meeting the setup time requirements are transferred to the outputs on the positive-going edge of the Clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the Clock pulse. Following the hold time interval, data at the D input may be changed without affecting the levels at the outputs.



CLR PR

QQ

10 6

GND 7

9

20

8 20